

CLAIMS

What is claimed is:

1 1. A processor, comprising:
2 a branch predictor to issue a first branch prediction at a branch
3 location in a program;
4 a first circuit to detect an exact convergence point subsequent to
5 said branch location in said program;
6 a scheduler to store instructions of said program subsequent to
7 said branch point when said branch prediction is a misprediction; and
8 a second circuit to track a first set of physical registers written
9 subsequent to said branch point.

1 2. The processor of claim 1, wherein said scheduler to re-
2 execute selected instructions of said program subsequent to said
3 branch point.

1 3. The processor of claim 2, wherein said selected instructions
2 include a first set of instructions of said program whose source physical
3 registers were tracked by said second circuit.

1 4. The processor of claim 2, wherein said scheduler further
2 executes move instructions corresponding to a second set of
3 instructions that write to said first set of physical registers prior to said
4 exact convergence point.

1 5. The processor of claim 2, further comprising a recovery
2 buffer to store said selected instructions outside said scheduler.

1 6. The processor of claim 1, wherein said branch predictor
2 includes a branch target buffer to store target addresses indexed by
3 branch locations in said program and wherein said first circuit includes
4 an alternate target buffer coupled to said branch target buffer for
5 determining said exact convergence point.

1 7. The processor of claim 6, wherein said branch predictor
2 includes a branch confidence estimator to reverse a second branch
3 prediction of low confidence to induce an induced exact convergence
4 point.

1 8. The processor of claim 1, wherein said second circuit is a
2 scoreboard including a set of flags corresponding to a set of physical
3 registers, wherein one of said set of flags is set when a corresponding
4 one of said set of physical registers is written between said branch point
5 and said exact convergence point.

1 9. The processor of claim 8, wherein said one of said set of
2 flags is cleared when said corresponding one of said set of physical
3 registers is written subsequent to said exact convergence point.

1 10. A method, comprising:
2 storing a set of instructions of a program subsequent to a
3 mispredicted branch point;
4 tracking a set of physical registers written by a first selected
5 subset of said set of instructions;
6 restoring said set of physical registers; and
7 re-executing a second selected subset of said set of instructions
8 subsequent to an exact convergence point that use a first one of said set
9 of physical registers as a source operand register.

1 11. The method of claim 10, wherein said tracking includes
2 setting a flag for a second one of said set of physical registers written on
3 a mispredicted path subsequent to said mispredicted branch point.

1 12. The method of claim 11, further comprising clearing said
2 flag when an instruction subsequent to said exact convergence point
3 uses said second one of said set of physical registers as a source
4 register.

1 13. The method of claim 10, wherein said storing includes
2 placing said set of instructions in a restore buffer prior to reloading
3 them into a scheduler.

1 14. The method of claim 10, wherein said restoring includes
2 executing a corresponding move instruction for each of said first
3 selected subset of said set of instructions.

1 15. The method of claim 10, further comprising reversing a
2 branch prediction of a subsequent branch point to induce said exact
3 convergence point.

1 16. A system, comprising:
2 a processor including a branch predictor to issue a first branch
3 prediction at a branch location in a program, a first circuit to detect an
4 exact convergence point subsequent to said branch location in said
5 program, a scheduler to store instructions of said program subsequent
6 to said branch point when said branch prediction is a misprediction,
7 and a second circuit to track a first set of physical registers written
8 subsequent to said branch point;
9 an interface to couple said processor to input-output devices; and
10 an audio input-output device coupled to said interface to receive
11 audio data from said processor.

1 17. The system of claim 16, wherein said scheduler to re-
2 execute selected instructions of said program subsequent to said
3 branch point.

1 18. The system of claim 17, wherein said selected instructions
2 include a first set of instructions of said program whose source physical
3 registers were tracked by said second circuit.

1 19. The system of claim 17, wherein said scheduler further
2 executes move instructions corresponding to a second set of
3 instructions that write to said first set of physical registers prior to said
4 exact convergence point.

1 20. The system of claim 17, further comprising a recovery
2 buffer to store said selected instructions outside said scheduler.

1 21. The system of claim 16, wherein said branch predictor
2 includes a branch target buffer to store target addresses indexed by
3 branch locations in said program and wherein said first circuit includes
4 an alternate target buffer coupled to said branch target buffer for
5 determining said exact convergence point.

1 22. The system of claim 21, wherein said branch predictor
2 includes a branch confidence estimator to reverse a second branch
3 prediction of low confidence to induce an induced exact convergence
4 point.

1 23. The system of claim 16, wherein said second circuit is a
2 scoreboard including a set of flags corresponding to a set of physical
3 registers, wherein one of said set of flags is set when a corresponding
4 one of said set of physical registers is written between said branch point
5 and said exact convergence point.

1 24. The system of claim 23, wherein said one of said set of flags
2 is cleared when said corresponding one of said set of physical registers
3 is written subsequent to said exact convergence point.

1 25. An apparatus, comprising:
2 means for storing a set of instructions of a program subsequent
3 to a mispredicted branch point;
4 means for tracking a set of physical registers written by a first
5 selected subset of said set of instructions;
6 means for restoring said set of physical registers; and
7 means for re-executing a second selected subset of said set of
8 instructions subsequent to an exact convergence point that use a first
9 one of said set of physical registers as a source operand register.

1 26. The apparatus of claim 25, wherein said means for tracking
2 includes means for setting a flag for a second one of said set of physical
3 registers written on a mispredicted path subsequent to said
4 mispredicted branch point.

1 27. The apparatus of claim 26, further comprising means for
2 clearing said flag when an instruction subsequent to said exact
3 convergence point uses said second one of said set of physical registers
4 as a source register.

1 28. The apparatus of claim 25, wherein said means for storing
2 includes means for placing said set of instructions in a restore buffer
3 prior to reloading them into a scheduler.

1 29. The apparatus of claim 25, wherein said means for
2 restoring includes means for executing a corresponding move
3 instruction for each of said first selected subset of said set of
4 instructions.

1 30. The apparatus of claim 25, further comprising means for
2 reversing a branch prediction of a subsequent branch point to induce
3 said exact convergence point.